Last Name: __________________________

First Name: __________________________

Section: A6

Instructor: Yngvi Bjornsson

Instructions: Read carefully before proceeding.

No calculators, books or other aids are permitted for this test.

1. Print your name in the space provided above.

2. Flip to the next page.
Instructions (continued): Read carefully before proceeding.

3. Print your name and student ID in the space provided below (yes, your name again!).

4. Read the instructions below, and then wait until you are told to start working on the test (don’t flip the pages yet).

5. Once you are told to start, write your ID number on top of all remaining pages in the test, only then start answering the questions. Put all your answers on the test paper, no additional sheets of papers can be handed it. You can use the back of the pages for your scratch notes and calculations.

6. When you are told that the time is up, stop working on the test.

   Good luck!

Last Name: __________________________
First Name: __________________________
Student ID: ____________

Marks: (don’t write anything below)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>10</td>
<td>15</td>
<td>10</td>
<td>15</td>
<td>50</td>
</tr>
</tbody>
</table>
Part I (Multiple choice) There can be more than one correct choice for each question, circle ALL that apply.

1. (2 marks) Which of the following are considered main subsystems in the Von Neumann architecture?
   (a) memory
   (b) system software
   (c) cache
   (d) control unit
   (e) ALU
   (f) Windows 2000

2. (2 marks) In most modern computers the main processor (CPU) contains a
   (a) I/O Controller
   (b) control unit
   (c) ALU
   (d) magnetic surface
   (e) read/write head
   (f) cache

3. (2 marks) The following properties are true for random access memory (RAM):
   (a) each memory cell has a unique address
   (b) the time it takes to fetch or store a memory cell is the same for all cells
   (c) the first bit always represents the sign of the number stored
   (d) a complete cell (all bits) must always be fetched or stored
   (e) information can only be fetched, not stored

4. (2 marks) An unspecified machine language instruction set uses 16 bits to represent memory addresses. Each instruction can have maximum of two address fields. What is the maximum memory size a computer using this instruction set can use?
   (a) 16
   (b) $2^{16} - 1$
   (c) $2^{16}$
   (d) $2 \times 2^{16}$
   (e) $2 \times (2^{16} - 1)$
   (f) 16 megabytes

5. (2 marks) Which of the following are considered to be system software:
   (a) compilers
   (b) web browsers
   (c) file systems
   (d) assemblers
   (e) computer games
   (f) hard-drives
Part II: Circuits

1. (4 Marks) The following circuit is given:

![Circuit Diagram](image)

(a) The Boolean expression that describes the output value of \(y\) is shown above. Similarly, write above the expression that describes the output value of \(x\).

(b) For the two rows shown in the truth-table below, fill in the correct output values for \(x\) and \(y\):

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>a b c</td>
<td>x y</td>
</tr>
<tr>
<td>0 0 0</td>
<td>1 0</td>
</tr>
<tr>
<td>1 0 1</td>
<td>0 1</td>
</tr>
</tbody>
</table>

2. (7 Marks) Use the sum-of-products circuit construction algorithm to design a circuit using AND, OR, and NOT gates that implements the following truth table.

![Truth Table](image)

(a) Write the expressions that describe the outputs:

\[
x = \neg(a \cdot b) + (\neg b \cdot c)
\]

\[
y = \neg b \cdot c
\]

(b) Draw the circuit diagram.
3. (4 marks) Design a circuit that has 3 inputs and 2 outputs. The circuit should output the number of inputs set to 1. You only need to fill in the truth table for the circuit, there is no need to show the Boolean expressions or draw the circuit diagram. Hint: Think of the outputs $x_1$, $x_0$ as a two bit binary number, e.g. when $a \ b \ c = 1 \ 0 \ 1$ the number of ‘1’s is 2 and, thus, $x_1 \ x_0 = 1 \ 0$.

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Part III: Von Neumann Architecture

1. (2 marks) The following actions show what happens when a particular machine instruction is being executed:

IR\_addr \to MAR

FETCH

MDR \to R

Which machine instruction is being executed: _____LOAD_____

2. (4 marks) Assume a disk with the following characteristics:

<table>
<thead>
<tr>
<th>Number of sectors per track</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of tracks per surface</td>
<td>20</td>
</tr>
<tr>
<td>Number of surfaces</td>
<td>2</td>
</tr>
<tr>
<td>Number of bytes per sector</td>
<td>100</td>
</tr>
<tr>
<td>Arm movement time</td>
<td>1 msec to move 1 track</td>
</tr>
<tr>
<td>Number of tracks read/write head moves of average</td>
<td>10</td>
</tr>
<tr>
<td>Rotation speed</td>
<td>60 rev/min</td>
</tr>
</tbody>
</table>

(a) How many bytes can be stored on this disk (show your work)?

$100 \times 10 \times 20 \times 2 = 40,000$ bytes

(b) What are the worst- and average-case latency for this disk (show your work)?

$60 \text{ rev/min} \Rightarrow 1 \text{ sec each rev.}$  worst case (wait one rev.) $= 1 \text{ sec.}$

$\text{average case(wait half rev.)} = 0.5 \text{ sec.}$

3. (2 marks) Fill the blanks below with the appropriate register names.

The ______PC__________ holds the address of the next instruction to be fetched.

Prior to being decoded an instruction must be stored in the ______IR__________.
4. (2 marks) The following figure shows one possible implementation of the ALU circuit. All the arithmetic/logic operations are done in parallel but then the result of only one of the operations is selected to be the output.

(a) What kind of a control circuit is used to select the output? \textbf{Multiplexor} \\
(b) In the blanks below the selector lines, write down the signals (0 or 1) that make the result of the subtraction circuit become the output.

Part IV: Assembly language

\textit{Note: A table describing the syntax and semantics of the assembly language instructions is provided in the appendix (at the bottom of the last page).}

1. (3 marks) Assuming that memory locations X and Y store the values 2 and 3 respectively, what values will they and the register R store after the following assembly program fragment is executed?

\begin{tabular}{|c|c|c|}
\hline
DECREMENT & X \\
LOAD & Y \\
ADD & X \\
STORE & Y \\
\hline
\end{tabular}

Answer: \hspace{1cm} X = \_1\_ Y = \_4\_ R = \_4\_

2. (4 marks) What does the following assembly program output when executed?

\begin{verbatim}
.DELEGATE \LOAD \ADD \STORE \LOAD \COMPARE \JUMPLT \INCREMENT \OUT \HALT
N: .DATA 2 \M: .DATA 3 \Three: .DATA 3
\END
\end{verbatim}

\begin{tabular}{|c|c|c|}
\hline
\DELEGATE \LOAD \ADD \STORE \LOAD \COMPARE \JUMPLT \INCREMENT \OUT \HALT \N: .DATA 2 \M: .DATA 3 \Three: .DATA 3 \\
\hline
\end{tabular}

Answer: \hspace{1cm} \_5\_ \_4\_

3. (8 marks) Write an assembly program that implements the following algorithm.

Get value for N
While N ≥ 1 do
    Print the value of N
    Decrease N by 10
End loop
Stop

BEGIN
IN N

Startloop:
    LOAD One
    COMPARE N
    JUMPLT Endloop
    OUT N
    LOAD N
    SUBTRACT Ten
    STORE N
    JUMP Startloop

Endloop: HALT

N .DATA 0
One: .DATA 1
Ten: .DATA 10

.END

Appendix: Assembly Language Instructions

<table>
<thead>
<tr>
<th>INSTRUCTION</th>
<th>MEANING</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOAD X CON(X) → R</td>
<td>X</td>
</tr>
<tr>
<td>STORE X R → CON(X)</td>
<td>X</td>
</tr>
<tr>
<td>CLEAR X 0 → CON(X)</td>
<td>X</td>
</tr>
<tr>
<td>ADD X R + CON(X) → R</td>
<td>X</td>
</tr>
<tr>
<td>INCREMENT X CON(X) + 1 → CON(X)</td>
<td>X</td>
</tr>
<tr>
<td>SUBTRACT X R – CON(X) → R</td>
<td>X</td>
</tr>
<tr>
<td>DECREMENT X CON(X) – 1 → CON(X)</td>
<td>X</td>
</tr>
<tr>
<td>COMPARE X</td>
<td>If CON(X) &gt; R then GT = 1 (EQ=0, LT=0) If CON(X) = R then EQ = 1 (GT=0, LT=0) If CON(X) &lt; R then LT = 1 (GT=0, EQ=0)</td>
</tr>
<tr>
<td>JUMP X Transfer to memory location X</td>
<td>X</td>
</tr>
<tr>
<td>JUMPGT X Transfer to location X if GT = 1</td>
<td>X</td>
</tr>
<tr>
<td>JUMPEQ X Transfer to location X if EQ = 1</td>
<td>X</td>
</tr>
<tr>
<td>JUMPLT X Transfer to location X if LT = 1</td>
<td>X</td>
</tr>
<tr>
<td>JUMPNEQ X Transfer to location X if EQ = 0</td>
<td>X</td>
</tr>
<tr>
<td>IN X Input an integer value from the standard input device and store it in memory cell X.</td>
<td>X</td>
</tr>
<tr>
<td>OUT X Output, in decimal notation, the value stored in memory cell X.</td>
<td>X</td>
</tr>
<tr>
<td>HALT Stop program execution.</td>
<td>X</td>
</tr>
</tbody>
</table>