Chapter 5 The Von Neumann Architecture

**The Von Neumann Architecture**

Chapter 5.1-5.2

- Model for designing and building computers, based on the following three characteristics:
  1. The computer consists of four main sub-systems:
     - Memory
     - ALU (Arithmetic/Logic Unit)
     - Control Unit
     - Input/Output System (I/O)
  2. Program is stored in memory during execution.
  3. Program instructions are executed sequentially.

**Memory Subsystem**

- Memory, also called RAM (Random Access Memory),
  - Consists of many memory cells (storage units) of a fixed size.
  - Each cell has an address associated with it: 0, 1, ...
  - All accesses to memory are to a specified address.
  - A cell is the minimum unit of access (fetch/store a complete cell).
  - The time it takes to fetch/store a cell is the same for all cells.
- When the computer is running, both
  - Program
  - Data (variables)
  are stored in the memory.

**Designing Computers**

- All computers more or less based on the same basic design, the Von Neumann Architecture!

**RAM**

- Need to distinguish between
  - the address of a memory cell and the content of a memory cell
- Memory width (W):
  - How many bits is each memory cell, typically one byte (=8 bits)
- Address width (N):
  - How many bits used to represent each address, determines the maximum memory size = address space
  - If address width is N-bits, then address space is $2^N$ (0, 1, ..., $2^N-1$)
Memory Size / Speed

- Typical memory in a personal computer (PC):
  - 64MB - 256MB
- Memory sizes:
  - Kilobyte (KB) = \(2^{10} = 1,024\) bytes \(\approx 1\) thousand
  - Megabyte(MB) = \(2^{20} = 1,048,576\) bytes \(\approx 1\) million
  - Gigabyte (GB) = \(2^{30} = 1,073,741,824\) bytes \(\approx 1\) billion
- Memory Access Time (read from/ write to memory)
  - 50-75 nanoseconds (1 nsec. = 0.000000001 sec.)
- RAM is
  - volatile (can only store when power is on)
  - relatively expensive

Operations on Memory

- Fetch (address):
  - Fetch a copy of the content of memory cell with the specified address.
  - Non-destructive, copies value in memory cell.
- Store (address, value):
  - Store the specified value into the memory cell specified by address.
  - Destructive, overwrites the previous value of the memory cell.
- The memory system is interfaced via:
  - Memory Address Register (MAR)
  - Memory Data Register (MDR)
  - Fetch/Store signal

Structure of the Memory Subsystem

- Fetch(address)
  - Load address into MAR.
  - Decode the address in MAR.
  - Copy the content of memory cell with specified address into MDR.
- Store(address, value)
  - Load the address into MAR.
  - Load the value into MDR.
  - Decode the address in MAR
  - Copy the content of MDR into memory cell with the specified address.

Input/Output Subsystem

- Handles devices that allow the computer system to:
  - Communicate and interact with the outside world
    - Screen, keyboard, printer, ...
  - Store information (mass-storage)
    - Hard-drives, floppy-disks, CD, tapes, ...
- Mass-Storage Device Access Methods:
  - Direct Access Storage Devices (DASDs)
    - Hard-drives, floppy-disks, CD-ROMs, ...
  - Sequential Access Storage Devices (SASDs)
    - Tapes (for example, used as backup devices)

I/O Controllers

- Speed of I/O devices is slow compared to RAM
  - RAM \(
    \sim \ 50\ nsec.\)
  - Hard-Drive \(
    \sim 10\ \text{msec.} = (10,000,000\ \text{nsec})\)
- Solution:
  - I/O Controller, a special purpose processor:
    - Has a small memory buffer, and a control logic to control I/O device (e.g. move disk arm).
    - Sends an interrupt signal to CPU when done read/write.
    - Data transferred between RAM and memory buffer.
    - Processor free to do something else while I/O controller reads/writes data from/to device into I/O buffer.

Structure of the I/O Subsystem

- I/O controller
  - I/O Buffer
  - Control/Logic
  - I/O device
  - Interrupt signal (to processor)
The ALU Subsystem

- The ALU (Arithmetic/Logic Unit) performs
  - mathematical operations (+, -, x, /, …)
  - logic operations (=, <, >, and, or, not, …)
- In today's computers integrated into the CPU
- Consists of:
  - Circuits to do the arithmetic/logic operations.
  - Registers (fast storage units) to store intermediate computational results.
  - Bus that connects the two.

Structure of the ALU

- Registers:
  - Very fast local memory cells, that store operands of operations and intermediate results.
  - CCR (condition code register), a special purpose register that stores the result of <, =, > operations
- ALU circuitry:
  - Contains an array of circuits to do mathematical/logic operations.
- Bus:
  - Data path interconnecting the registers to the ALU circuitry.

The Control Unit

- Program is stored in memory
  - as machine language instructions, in binary
- The task of the control unit is to execute programs by repeatedly:
  - Fetch from memory the next instruction to be executed.
  - Decode it, that is, determine what is to be done.
  - Execute it by issuing the appropriate signals to the ALU, memory, and I/O subsystems.
  - Continues until the HALT instruction

Machine Language Instructions

- A machine language instruction consists of:
  - Operation code, telling which operation to perform
  - Address field(s), telling the memory addresses of the values on which the operation works.
- Example: ADD X, Y (Add content of memory locations X and Y, and store back in memory location Y).
- Assume: opcode for ADD is 9, and addresses X=99, Y=100

Instruction Set Design

- Two different approaches:
  - Reduced Instruction Set Computers (RISC)
    - Instruction set as small and simple as possible.
    - Minimizes amount of circuitry --> faster computers
  - Complex Instruction Set Computers (CISC)
    - More instructions, many very complex
    - Each instruction can do more work, but require more circuitry.

Typical Machine Instructions

- Notation:
  - We use X, Y, Z to denote RAM cells
  - Assume only one register R (for simplicity)
  - Use English-like descriptions (should be binary)
- Data Transfer Instructions
  - LOAD X Load content of memory location X to R
  - STORE X Load content of R to memory location X
  - MOVE X, Y Copy content of memory location X to loc. Y (not absolutely necessary)
Machine Instructions (cont.)

- Arithmetic
  - ADD X, Y, Z \( \text{CON}(Z) = \text{CON}(X) + \text{CON}(Y) \)
  - ADD X, Y \( \text{CON}(Y) = \text{CON}(X) + \text{CON}(Y) \)
  - ADD X \( \text{R} = \text{CON}(X) + \text{R} \)
  - similar instructions for other operators, e.g. SUBTR, OR, ...

- Compare
  - COMPARE X, Y
    Compare the content of memory cell X to the content of memory cell Y and set the condition codes (CCR) accordingly.
    - E.g. If \( \text{CON}(X) = \text{R} \) then set \( \text{EQ}=1, \text{GT}=0, \text{LT}=0 \)

Example

- Pseudo-code: Set A to B + C
- Assuming variable:
  - A stored in memory cell 100, B stored in memory cell 150, C stored in memory cell 151
- Machine language (really in binary)
  - LOAD 150
  - ADD 151
  - STORE 100
  - or
  - (ADD 150, 151, 100)

Structure of the Control Unit

- PC (Program Counter):
  - stores the address of next instruction to fetch
- IR (Instruction Register):
  - stores the instruction fetched from memory
- Instruction Decoder:
  - Decodes instruction and activates necessary circuitry

How does this all work together?

- Program Execution:
  - PC is set to the address where the first program instruction is stored in memory.
  - Repeat until HALT instruction or fatal error
    - Fetch instruction
    - Decode instruction
    - Execute instruction
    - End of loop
Program Execution (cont.)

- Fetch phase
  - PC → MAR (put address in PC into MAR)
  - Fetch signal (signal memory to fetch value into MDR)
  - MDR → IR (move value to Instruction Register)
  - PC + 1 → PC (Increase address in program counter)

- Decode Phase
  - IR → Instruction decoder (decode instruction in IR)
  - Instruction decoder will then generate the signals to activate the circuitry to carry out the instruction

- Execute Phase
  - Diffe from one instruction to the next.
  - Example:
    - LOAD X (load value in addr. X into register)
      - IR_address → MAR
      - Fetch signal
      - MDR → R
    - ADD X
      - left as an exercise

---

Instruction Set for Our Von Neumann Machine

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Operation</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>LOAD X</td>
<td>CON(X) → R</td>
</tr>
<tr>
<td>0001</td>
<td>STORE X</td>
<td>R → CON(X)</td>
</tr>
<tr>
<td>0010</td>
<td>CLEAR X</td>
<td>0 → CON(X)</td>
</tr>
<tr>
<td>0011</td>
<td>ADD X</td>
<td>R + CON(X) → R</td>
</tr>
<tr>
<td>0100</td>
<td>INCREMENT X</td>
<td>CON(X) + 1 → CON(X)</td>
</tr>
<tr>
<td>0101</td>
<td>DECREMENT X</td>
<td>CON(X) - 1 → CON(X)</td>
</tr>
<tr>
<td>0110</td>
<td>COMPARE X</td>
<td>CON(X) &gt; R ? GT = 1 else 0</td>
</tr>
<tr>
<td>0111</td>
<td>COMPARE X</td>
<td>CON(X) = R ? EQ = 1 else 0</td>
</tr>
<tr>
<td></td>
<td>COMPARE X</td>
<td>CON(X) &lt; R ? LT = 1 else 0</td>
</tr>
<tr>
<td>1000</td>
<td>JUMP X</td>
<td>Get next instruction from memory loc. X</td>
</tr>
<tr>
<td>1001</td>
<td>JUMP GT X</td>
<td>Get next instruction from memory loc. X if GT = 1</td>
</tr>
<tr>
<td></td>
<td>JUMP EQ X</td>
<td>xx = LT / EQ / NEQ</td>
</tr>
<tr>
<td>1101</td>
<td>IN X</td>
<td>Input an integer value and store in X</td>
</tr>
<tr>
<td>1110</td>
<td>OUT X</td>
<td>Output, in decimal notation, content of mem. loc. X</td>
</tr>
<tr>
<td>1111</td>
<td>HALT</td>
<td>Stop program execution</td>
</tr>
</tbody>
</table>